
ADuC7060
Primary Channel ADC Threshold Register
Name: ADC0TH
Table 56. ADC0THC MMR Bit Designations
Bits Description
Address:
0xFFFF053C
7 to 0
ADC0 8-bit threshold counter limit register.
Default value:
0x0000
Primary Channel ADC Threshold Count Register
Access:
Function:
Read and write
This 16-bit MMR sets the threshold against
which the absolute value of the primary ADC
conversion result is compared. In unipolar
mode, ADC0TH[15:0] are compared, and in
twos complement mode, ADC0TH[14:0] are
Name:
Address:
Default value:
Access:
Function:
ADC0THV
0xFFFF0544
0x0000
Read only
This 8-bit MMR is incremented every time
compared.
Table 55. ADC0TH MMR Bit Designations
Bits Description
15 to 0 ADC0 16-bit comparator threshold register.
Primary Channel ADC Threshold Count Limit Register
the absolute value of a primary ADC
conversion result |Result| ≥ ADC0TH. This
register is decremented or reset to 0 every
time the absolute value of a primary ADC
conversion result |Result| < ADC0TH. The
configuration of this function is enabled via
Name:
Address:
ADC0THC
0xFFFF0540
the primary channel ADC comparator bits in
the ADCCFG MMR.
Table 57. ADC0THV MMR Bit Designations
Default value:
Access:
0x0001
Read and write
Bits
7 to 0
Description
ADC0 8-bit threshold exceeded counter register.
Function:
This 8-bit MMR determines how many
Primary Channel ADC Accumulator Register
cumulative (values below the threshold
decrement or reset the count to 0) primary
ADC conversion result readings above
ADC0TH must occur before the primary
ADC comparator threshold bit is set in the
ADCSTA MMR generating an ADC
interrupt. The primary ADC comparator
threshold bit is asserted as soon as the
ADC0THV = ADC0RCR.
Name:
Address:
Default value:
Access:
Function:
ADC0ACC
0xFFFF0548
0x00000000
Read only
This 32-bit MMR holds the primary ADC
accumulator value. The primary ADC ready bit
in the ADCSTA MMR should be used to
determine when it is safe to read this MMR.
The MMR value is reset to 0 by disabling the
accumulator in the ADCCFG MMR or
reconfiguring the primary channel ADC.
Rev. 0 | Page 47 of 100